

YAW AF



Attorney's Docket No.: 42390.P9415

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application for:)
Zohar Bogin et al.) Examiner: Kimberly N. McLean-Mayo
Application No. 09/667,050) Group Art Unit: 2187
Filed: September 21, 2000)
For: REMAPPING I/O DEVICE ADDRESSES)
INTO HIGH MEMORY USING GART)

SUPPLEMENTAL APPEAL BRIEF

Mail Stop Appeal Brief - Patent
Commissioner for Patents
P. O. 1450
Alexandria, VA 22313-1450

Dear Sir:

Applicants request reinstatement of appeal pursuant to 37 C.F.R. §1.193(b)(1)(ii). Applicants submit the following Supplemental Appeal Brief for consideration by the Board of Patent Appeals and Interferences. Should any charges be required, please charge any additional amount due or credit any overpayment to deposit Account No. 02-2666.

TABLE OF CONTENTS

	Page
I. <u>REAL PARTY IN INTEREST</u>	2
II. <u>RELATED APPEALS AND INTERFERENCES</u>	2
III. <u>STATUS OF CLAIMS</u>	2
IV. <u>STATUS OF AMENDMENTS</u>	2
V. <u>SUMMARY OF THE CLAIMED SUBJECT MATTER</u>	2
VI. <u>GROUND OF REJECTION TO BE REVIEWED ON APPEAL</u>	4
VII. <u>ARGUMENT</u>	4
A. <u>Overview of the Cited References</u>	4
1. <u>Overview of Jeddelloh Reference</u>	4
2. <u>Overview of Alpert Reference</u>	6
3. <u>Overview of Dickey Reference</u>	7
4. <u>Overview of Dixit Reference</u>	9
B. <u>Rejection of Claims 8-9 and 12-14 as Obvious over Jeddelloh in View of Alpert</u>	10
1. <u>Errors of Law and Fact in the Rejection</u>	10
2. <u>Specific Limitations Not Described in the Prior Art</u>	16
3. <u>Explanation Why Such Limitations Render the Claims Non-Obvious Over the Prior Art</u>	16
C. <u>Rejection of Claims 15 and 17 as Obvious over Jeddelloh in View of Alpert and Further in View of Dixit</u>	20
1. <u>Errors of Law and Fact in the Rejection</u>	20
2. <u>Specific Limitations Not Described in the Prior Art</u>	22
3. <u>Explanation Why Such Limitations Render the Claims Non-obvious Over the Prior Art</u>	22
D. <u>Rejection of Claims 19-21 as Obvious over Jeddelloh in View of Dixit</u>	24
1. <u>Errors of Law and Fact in the Rejection</u>	24
2. <u>Specific Limitations Not Described in the Prior Art</u>	26

	Page
3. <u>Explanation Why Such Limitations Render the Claims Non-obvious Over the Prior Art</u>	26
E. <u>Rejection of Claims 30-31 as Obvious over Jeddloh in View of Alpert</u>	28
1. <u>Errors of Law and Fact in the Rejection</u>	28
2. <u>Specific Limitations Not Described in the Prior Art</u>	29
3. <u>Explanation Why Such Limitations Render the Claims Non-obvious Over the Prior Art</u>	30
VIII. <u>CONCLUSION AND RELIEF</u>	32
IX. <u>APPENDIX</u>	33

I. REAL PARTY IN INTEREST

Zohar Bogin and Jeffrey L. Rabe, the parties named in the caption, transferred their rights to that which is disclosed in the subject application through an assignment recorded on December 5, 2000 (011353/0026) in the patent application to Intel Corporation, of Santa Clara, California. Thus, as the owner at the time the brief is being filed, Intel Corporation, of Santa Clara, California is the real party in interest.

II. RELATED APPEALS AND INTERFERENCES

There are no related appeals or interferences which will affect or be affected by the outcome of this appeal.

III. STATUS OF CLAIMS

Claims 8, 9, 12-15, 17, 19-21 and 30-32 are pending and rejected in this application. Applicants hereby appeal the rejection of all pending claims.

IV. STATUS OF AMENDMENTS

The claims are amended in accordance with the Response Amendment fax filed on April 2, 2003, wherein Claims 15, 17 and 19 were amended. The claim amendments requested in the Response Amendment fax filed on April, 2003 regarding Claims 15, 17 and 19 were entered.

V. SUMMARY OF THE CLAIMED SUBJECT MATTER

The pending claims relate to a method and apparatus for remapping input/output (I/O) device addresses to access high memory using a graphics address relocation table (GART). As recited by independent Claim 8, a conversion table (27) is used to translate a first address from a graphics controller (26) to a second address of a memory (24). As illustrated with reference to FIG. 2 of Applicants' Specification, the conversion table (27) is shared between bus controller (29), which is coupled to an I/O bus (28), such as PCI bus, and graphics controller (GC) (26). As recited by Claim 8, the conversion table (27) is used to translate a third address from the bus controller (29) to a fourth address to the memory (24). As recited by Claim 8, the second address has a greater number of bits than the first address, and the fourth address has a

greater number of bits than the third address to remap I/O device and graphics addresses into high memory (above four gigabytes (GB)).

In the embodiment illustrated in FIG. 2, the 32-bit register width conventionally used to access memory 24 is expanded to 36 bits using graphics address relocation table (GART) 27 to provide I/O devices and graphics controller access to reach a full 64 GB of memory 24.

Independent Claims 15 and 19 recite:

a translation lookaside buffer (43) coupled to an input register (41) and an output register (44).

As shown in FIGS. 3 and 4 of Applicants' Specification, control logic 39 coupled to the translation lookaside buffer 43, the input register 42 and the output register 44 compares a first portion (U1) of an initial address for a bus controller 29 and the input register 41 with entries in the translation lookaside buffer 43. In the embodiment illustrated, when a matching entry is found, control logic 29 combines a first value (U21-U26) associated with the matching entry with a second portion (L1) of the initial address to form a first translated address having a greater number of bits than the initial address and hold the first translated address in output register 44.

As shown in FIG. 4, the control logic 39 is further to access a table 42 in memory 14 if the matching entry is not found to find a second value (U201-U207) in the table 42 associated with the first portion (U1) and combine the second value (U2) with the second portion (L1) to form a second translated address having a greater number of bits than the initial address and hold the second translated address in the output register 44.

Independent Claim 30 recites:

an address translator (39) having a first interface to couple to a memory controller (25), a second interface to couple to a graphics controller (26), a third interface to couple to a bus controller (29), and a table (43) of entries, each entry having a first portion (U11-U16) and a second portion (U21-U26).

As recited by independent Claim 30:

a translation control circuit (38) is coupled to the address translator (39) to program the entries in the address translator (39);

wherein the address translator (39) is to translate an address on the third interface (bus controller (29)) into a first address on

the first interface (memory controller (25)) having a greater number of bits than the address on the third interface.

Accordingly, as recited by the claimed invention and illustrated with reference to FIG. 2 of Applicants' Specification, by coupling bus controller 29 to GART 27, and modifying the expanded GART 27 to accept an interface to a device other than graphics controller 26, bus controller 29 can be permitted to access memory outside the normal 4 GB range to which the bus controller is normally limited. Thus, devices on PCI bus 28 can transfer data directly to any part of the full memory range of 64 GB, without an intermediate transfer operation performed by software. (*See*, Applicants' Specification, pg. 4, line 21 - pg. 5, line 2.)

VI. GROUND OF REJECTION TO BE REVIEWED ON APPEAL

The grounds of rejection involved in this appeal are as follows:

Are Claims 8-9, 12-14 and 30-32 unpatentable under 35 U.S.C. §103(a) as being unpatentable over Jeddelloh, U.S. Patent No. 6,477,623 ("Jeddelloh") in view of Alpert, U.S. Patent No. 5,802,605 ("Alpert") and Dickey, U.S. Patent No. 6,625,673 ("Dickey")?

Are Claims 15, 17 and 19-21 unpatentable under 35 U.S.C. §103(a) as being unpatentable over Jeddelloh in view of Alpert, Dickey and Dixit, U.S. Patent No. 5,574,877 ("Dixit")?

VII. ARGUMENT

A. Overview of the Cited References

1. Overview of Jeddelloh Reference

Jeddelloh describes a method for providing a graphics controller embedded in a core logic unit to facilitate high-bandwidth communications between the graphics controller and other system components, such as the processor and system memory. As described in the Background of Jeddelloh:

. . . data transfers between processor and graphics controller, and between graphics controller and system memory are presently constrained by the bandwidth of the busses and/or data channels that couple these system components together. (col. 1, lines 57-61.)

To solve this problem, Jeddeloh teaches:

. . . because the data paths connecting graphics controller 140 and other devices to switch 124 do not cross chip boundaries, they are not constrained by the pinout limitations of semiconductor chips. Hence, these data paths can be considerably wider than busses that typically couple computer system components together. These wide data paths can be useful in transferring the high-bandwidth data received from clocked interfaces on SyncLink or Rambus memory devices. (col. 6, lines 1-9.)

To further improve the high-bandwidth communication between the graphics controller and other system components, Jeddeloh describes GART table 202 as illustrated in FIG. 3:

GART table 202 performs address translation on-the-fly as a data transfer traverses switch 124. If an address does not fall within the reserved range of address, the data transfer is allowed to proceed. On the other hand, if the address falls within the reserved range of addresses, the data transfer is delayed (perhaps by a clock cycle) so that the address translation can take place. Next, the data transfer is allowed to proceed using the translated address. This differs from conventional systems that place a GART table lookup in the path of all addresses. (col. 6, lines 51-61.)

As further described by Jeddeloh:

the present invention tests each destination address to see if it falls within the reserved range of addresses, and if so, performs the address translation. This differs from conventional systems in which GART tables are used to translate only destination addresses originating from an off-chip graphics controller. This added flexibility allows other devices such as a processor attached to a processor interface 126 or a direct memory access (DMA) device attached to bus interface 130 to directly access graphics data stored in system memory. (col. 6, lines 41-50.)

However, the address translation using a GART table 202, as taught by Jeddeloh, is based on the bus or register width, such as, for example, conventional 32-bit registers to provide a 32-bit address range, which allows direct addressing of up to 4 gigabytes (GB) of memory. In fact, the number of bits of the translated address provided by the GART translation mechanism, as taught by Jeddeloh, will have the same number of bits as the received address,

whether the address does or does not fall within the reserved address range for graphics applications.

2. Overview of Alpert Reference

Alpert teaches a processor paging mechanism and the extension of the paging mechanism to provide a physical address size selection (e.g., 36-bits) and page size selection. As described by Alpert:

The address translator translates from a standard 32-bit linear address for compatibility with previous architectures. However, the translator can translate to a physical address that is larger than the linear address; i.e., greater than 32-bits (e.g., 36 bits). (col. 3, lines 35-39.)

As illustrated with reference to FIG. 10 of Alpert, the address translation referred to is the address translation performed using the page unit 110 of a microprocessor 100. Alpert teaches an address translator which enables a physical address size selection and a page size selection. Conventionally, page sizes are generally 4K-bytes, for example, as described in Alpert:

For example, the page size for the Intel 80386 and i486 microprocessor is 4K-bytes. (col. 2, lines 32-33.)

FIGS. 2 and 8 of Alpert illustrate the type 3 extended addressing mode, as referred to in Table 2 of Alpert, which provides a 36-bit physical address space with a 4K-byte page. As described by Alpert:

For the small page size and extended physical memory, three levels of tables are used. These three levels include a directory pointer table 20, a page table directory 22 and a page table 24. . . . In order to access an operand, a control register 40 holds a value that points to the address of a particular directory pointer table 20 in memory. . . .

The pointer field 42 points to a particular pointer 30 in the directory pointer table 20 that is selected by the control register 40. . . . The selected pointer 30 is applied to select a particular page table directory 22. Once the page table directory 22 is selected, a directory field 44 of the linear address selects a particular page directory entry 32. The selected page directory entry 32 points to one of the plurality of page tables 24. A page field 46 within the linear address selects a particular page table entry 34 in the selected page table 24. The selected page table entry 34 selects a

page frame 36 in physical memory. The offset field 48 in the linear address points to an operand 38 in the specified page frame 36 in physical memory. (col. 8, lines 16-51.) (Emphasis added.)

Based on the cited passage above and the entire specification of Alpert, the teachings of Alpert are strictly limited to the modification of the processor's paging mechanism. This paging mechanism is limited to the processor since the processor executes all program instructions and translates addresses issued by the executing program instructions. Since the remaining components of a computer system do not execute program instructions, computer systems limit paging and address translation to the processor. Hence, the teachings of Alpert are strictly limited to modification of the processor paging mechanism to enable physical address size selection and page size selection.

3. Overview of Dickey Reference

Dickey teaches an I/O address space mapping technique that:

. . . provides a pre-assigned address region, which is guaranteed to be available, to each of the I/O devices in the system, and thus provide the convenient on-line replacement of various I/O devices having different memory capacity requirements without causing an out-of-address-space problem associated with fragmentation of I/O memory space in the system memory. (col. 6, lines 17-23.)

As described in the background of Dickey, fragmentation of a system address space may result from dynamic assignment of I/O addresses at system start-up if one or more I/O devices are "hot swapped". (See col. 1, lines 35-40.) As further described in the background of Dickey, conventional assignment of I/O addresses at system start-up generally limits an I/O address space to 2 gigabytes (GB) for all practical purposes for 32-bit I/O addresses (col. 2, lines 23-26). To overcome the problem of I/O address fragmentation, the I/O mapping of system memory as taught by Dickey:

. . . assigns to fixed address to each I/O device and I/O bridge in a larger address region of the system than the number of address bits of the I/O devices and/or the I/O bridges will allow (col. 3, lines 52-57).

Dickey illustrates a memory mapped I/O system 200 in FIG. 2. As described in the background of Dickey:

In computer system with input/output (I/O) devices mapped into the normal processor address space (often referred to as the "system address space"), an assignment of addresses of each of the I/O devices in the system address space is generally required. (col. 1, lines 15-19).

As known to those skilled in the art, the memory mapped I/O technique referred to in the background of Dickey provides a technique for accessing peripheral devices by issuing a transaction that is directed to an address in memory that is mapped to an I/O device. Generally, some memory controller or bridge identifies that the transaction memory address is mapped to an I/O address space to specify a respective I/O device. Accordingly, an "I/O address space" does not refer to an area in main memory in which an I/O device stores data but in fact provides a technique which allows a memory controller or host bridge as shown in FIG. 2 of Dickey to identify that a transaction is directed to an I/O device to provide data or other like transaction information to the I/O device such as I/O devices 280-295 as shown as in FIG. 2 of Dickey.

To provide the fixed address assignment to I/O devices, Dickey teaches a processor view addressing technique, comprising 40 address bits, as compared to the 32-bits of the I/O devices, to provide a total I/O memory address space of 64 GB. (See col. 4, lines 1-20.) As shown in FIG. 2 of Dickey:

. . . each of the k blocks of I/O memory 230 is assigned to one of k host I/O bridges (221, 222, through 225). Each of the host I/O bridges 240 to 245 are addressed by the processor 210 by means of the (n+1)-bits processor view address 216. (Col. 4, lines 21-27)

As described by Dickey, the n+1-bit address 215 generally refers to a 32-bit I/O device address as the variable n, and 1 is a number of additional address bits available to the processor 210. (See col. 4, line 5-8). Accordingly, since the I/O are limited to n bits addresses, Dickey requires that:

. . . each of the k host I/O bridges 240 to 245 has a responsibility of aliasing the received processor view address which comprises a (n+1)-bit address, e.g., a 40-bit address, down to a n-bit address, e.g., a 32-bit address. (col. 4, lines 41-44)

Accordingly, as shown in FIG. 4 of Dickey, Dickey describes a technique which modifies host bridges 240 to 245, as shown in FIG. 2 of Dickey, to translate a processor view address, for example, processor view address 401 down to an I/O device view address 403 as

shown in FIG. 4. (See col. 5, lines 33-40.) Hence, although the I/O address space is expanded beyond the 2 GB limit, I/O device access to system memory for 32-bit I/O devices remains limited to the 4 GB limit imposed by the 32-bit address of the I/O device.

4. Overview of Dixit Reference

Dixit is similar to Alpert and provides a modification to the processor paging mechanism, wherein the translation lookaside buffers (TLBs) have at least two page frame numbers (PFN) associated with each tag (virtual page number). As described within the Background of Dixit:

. . . the TLB mechanism is especially useful in systems where multiple programs run, since each program typically will elect to start at address zero. The TLB allows the mapping of separate programs to separate areas of memory, while each program thinks it is operating in the same space, starting at zero. (See, col. 1, lines 9-15.)

As further described:

The TLB is essentially a table which is stored in memory. Like other aspects of memory, the TLB is at least partially stored on the microprocessor chip itself in the form of a cache memory. (col. 1, lines 28-31.)

Accordingly, Dixit teaches expansion to the TLB mechanism, such that each TLB has:

. . . at least two page frame numbers (PFN) associated with each tag (virtual page number). Thus, a match will produce two possible physical page frame numbers. The selection between these two is controlled by a bit provided directly from the virtual address, without translation. This bit is preferably the least significant bit of the virtual page number, or the first bit after the physical offset.

The structure of the present invention effectively doubles the capacity of the TLB without doubling the number of tags. Although the virtual space covered by each tag, or VPN is necessarily restricted to two contiguous areas, the invention allows these two contiguous areas to be mapped to completely different regions of the physical address space. In addition to limiting the number of tags required, the number of comparators required is also similarly limited, with only the number of physical page frame numbers stored being required to double. (col. 2, lines 22-40.)

Hence, like or similar to Alpert, the teachings of Dixit are strictly limited to modifications to the processor paging mechanism, which as clearly indicated by Dixit, relies on such mechanisms, such as the translation lookaside buffer, which is at least partially stored in the microprocessor chip itself in the form of cache memory and, generally not available to off-chip devices.

B. Rejection of Claims 8-9 and 12-14 as Obvious Over Jeddelloh in View of Alpert and Dickey

The Examiner rejected all pending claims, including Claims 8-9 and 12-14 under 35 U.S.C. § 103(a) as being unpatentable over Jeddelloh in view of Alpert.

1. Errors of Law and Fact in the Rejection

For the reasons provided below, the Examiner has failed to establish a *prima facie* case of obviousness in view of the references of record. The Federal Circuit Court of Appeals in In re Rijckaert, 9 F.3d 1531, 28 U.S.P.Q. 2d 1955 (Fed. Cir. 1993) held that:

In rejecting claims under 35 U.S.C. § 103, the examiner bears the initial burden of presenting a *prima facie* case of obviousness. . . . "A *prima facie* case of obviousness is established when the teaching from the prior art itself would appear to have suggested the claimed subject matter to a person of ordinary skill in the art." . . . If the examiner fails to establish a *prima facie* case, the rejection is improper and will be overturned. (Emphasis added.) 9 F.3d at 1532, 28 U.S.P.Q. 2d at 1956.

Applicants respectfully submit that the combined teachings of Jeddelloh in view of Alpert and Dickey would not have suggested the claimed invention to one of ordinary skill in the art, as required by establish a *prima facie* case of obviousness. Id. Hence, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned. Id.

The Examiner recognizes the lack of any teaching or suggestion within Jeddelloh regarding the expansion of a translator physical address range for access to memory. As a result, the Examiner cites Alpert. According to the Examiner, Alpert teaches a concept of using a conversion table (page table) to translate an initial address to a translated address wherein the translated address has a greater number of bits than the initial address. (See page 3 of the Office Action, mailed March 17, 2005.)

As described with reference to col. 8 of Alpert, as well as cols. 10 and 11, the process for supporting the small page size and extended physical address, as taught by Alpert, is a rather complicated process requiring three levels of tables and a linear address that is divided into four different fields. (See col. 8, lines 16-19 and 33-35.) Applicants respectfully submit that this complicated process does not merely describe a conversion table where a translated address has a greater number of bits than the initial address, as suggested by the Examiner.

Furthermore, since most architecture designs are based on the presumption that only the processor executes program instructions, system architects limit address translation and paging to the processor without providing access to such features to off-chip components. Hence, the complex physical address size selection and page size selection process taught by Alpert is solely limited to the processor paging mechanism. Accordingly, Applicants respectfully submit that Alpert is devoid of any teachings with regards to providing physical address translation and paging to off-chip components, such as, for example, graphics controllers and I/O devices for access to memory.

Moreover, Dickey is also devoid of any teachings or suggestions with regards to providing physical address translation and paging to off-chip components, such as, for example, graphics controllers and I/O devices for access to memory above the 4 GB limit imposed by 32-bit bus and register widths. According to the Examiner, Alpert does not explicitly suggest expanding the address space for I/O devices. (See page 3 of the Office Action mailed 03/17/2005.) According to the Examiner:

Dickey suggests the desirability of mapping I/O addresses, such as graphics, to a larger memory space than the number of address bits available from the I/O would allow (C 2, L 41-45) by mapping the smaller I/O address to a larger address (C 3, L 66-67). (See page 3 of the Office Action mailed 03/17/2005.)

Based on the cited passage above, Applicants respectfully submit that the Examiner has incorrectly equated I/O address mapping techniques, as taught by Dickey, with the translation of addresses received from graphics controllers and I/O devices into a translated address for access to memory based on, for example, a previously assigned portion of memory using a memory allocation command (e.g., malloc). In other words, as known to those skilled in the art, memory mapped I/O as taught by Dickey provides an address assignment mechanism for

the various bridges and I/O devices in a computer system. This technique assigns a portion of the processor address space to the various I/O device to enable access such I/O devices.

For example, to access an I/O device, the processor issues a transaction to a memory address which is detected by, for example, a memory controller or other like device, as mapped to an I/O device. In response to such detection, the memory controller or in the case of Dickey, the host bridge identifies that the memory address is mapped to a respective I/O device and directs the transaction to the respective I/O device.

Accordingly, Dickey teaches that:

Host I/O bridge m . . . translates the (n+1)-bit processor view I/O address to a 32-bit I/O device view I/O address. (Col. 5, lines 1-5).

Hence, the I/O address mapping technique taught by Dickey:

Provides a pre-assigned address region, which is guaranteed to be available, to each of the I/O device in the system, and thus provide the convenience on-line replacement of various I/O devices having different memory capacity requirements without causing an out-of-address-space problem associated with fragmentation of I/O memory space in the system memory. (Col. 6, lines 17-23)

Therefore, as illustrated in reference to FIG. 4 of Dickey, the teachings of Dickey are expressly limited to the translation of a processor view address 401 which may be 40 bits into an I/O device view address 403 which is comprised of 32 bits. As described by Dickey:

The I/O mapping utilizes a greater number of address bits than the address bits available from I/O devices to assign a much larger address space to each device by translating the larger number of bits address from the system to the smaller number of bits address of the I/O devices. (Col. 3, lines 61-66)

However, Applicants respectfully submit that such I/O devices are still limited to access within the 4 GB range as provided by 32-bit addresses. Hence, although Dickey expands the I/O address space for the various bridges and peripheral devices connected to a computer system as taught by Dickey, this expansion is simply limited to the processor's view to conveniently provide the processor with additional addresses for assignment to the various I/O devices and does not provide the similar capability to such I/O devices; namely, such I/O devices

remain prohibited from access to memory above the 4 GB limit imposed by 32-bit I/O device bus and register widths.

Hence, the teachings of Jeddeloh in view of Alpert and Dickey would not suggest modification of the address translation using the GART table of Jeddeloh to extend the physical address space for access to memory, as recited by the claimed invention, since the teachings of Jeddeloh are specifically limited to addressing the following problem described in the Background of Jeddeloh:

Data transfers between processor and graphics controller, and between graphics controller and system memory are presently constrained by the bandwidth of the busses and their data channels that couple these components together. (col. 1, lines 56-60.)

As specifically indicated in the Background of Jeddeloh, what is needed is a computer system architecture that facilitates high-bandwidth data transfers between a graphics controller and other system components. (*See*, col. 2, lines 11-13.) To achieve this goal, Jeddeloh teaches data paths, which connect the graphics controller and other devices to switch 124 (FIG. 2) to have a greater width than the busses typically couple computer system components together.

In other words, the teachings of Jeddeloh are directed to providing high-bandwidth communications and not directed to physical address range limitations caused by bus and register widths for accessing memory above the 4GB limit imposed by 32-bit bus and register widths. Furthermore, the teaching of Dickey are limited to preventing I/O fragmentation and also not directed to providing I/O device with access to memory above the 4 GB limit. Accordingly, Applicants respectfully submit that the combined teachings of Jeddeloh in view of Alpert and Dickey would not have suggested the claimed invention to one of ordinary skill in the art, as required to establish a *prima facie* case of obviousness. Id.

Furthermore, case law has established that obviousness cannot be established by combining the teachings of the prior art to produce the claimed invention absent the teaching or suggestion supporting such combination. ACS Hospital Sys., Inc. v. Montefiore Hospital, 732 F.2d. 1572, 1577, 221 U.S.P.Q. 929, 933 (Fed. Cir. 1984). Moreover, one cannot find obviousness through hindsight to construct a claimed invention from elements of the prior art. In re Warner, 379 F.2d 1011, 1016, 154 U.S.P.Q. 173, 177 (C.C.P.A. 1967).

Here, Jeddeloh is completely devoid of, and fails to teach or suggest, expansion of the physical address range. Instead of modification to a translator physical address range, the teachings of Jeddeloh are specifically limited to avoiding the bandwidth constraints imposed on data transfers between the processors and graphics controllers due to busses and/or data channels that couple these components together. (See, col. 1, lines 57-61.) The only mention of address translation within Jeddeloh occurs at col. 6, wherein it is indicated that GART table 202 performs address translation on-the-fly as data transfer traverse switch 124 such that addresses that fall within a reserved range are delayed so that address translation can take place. (See, col. 6, lines 51-61.) In fact, Jeddeloh fails to teach or suggest how this address translation is performed and simply refers to the address translation without providing any details as to how such translation is performed.

Conversely, Alpert is directed to modification of the paging mechanism of a processor to enable selection of a physical address range size and page size selection, which requires use of processor control registers, three levels of tables and various configurations of a linear address to include a pointer field 46, directory field 44, page field 46 and offset field 48 to provide the physical address range size and page size, as shown in FIGS. 2, 8, 10 and the flowcharts in FIGS. 11 and 12 of Alpert.

Furthermore, the teachings of Dickey are expressly limited to assigning fixed I/O addresses at system start-up to avoid fragmentation of the system address space caused by conventional dynamic assignment of I/O addressed if one or more I/O devices are "hot-swapped." (See col. 1, lines 35-40.). Hence, although Dickey teaches the expansion of the I/O address space for addresses assignment to various peripheral devices, such expansion is expressly limited to increasing the number of available addresses for assignment to I/O devices to prohibit I/O fragmentation if such I/O devices are replaced.

Hence, the I/O address mapping technique taught by Dickey does not expand the physical address range of 32-bit I/O devices to access to memory above the 4 GB range. Therefore, the teachings of Dickey are expressly limited to translating a larger number of bit addresses from the system to the smaller number of bit addresses of the I/O devices. (See col. 3, lines 61-66.) Consequently, Dickey does not provide any teachings for expanding the physical address range available to 32-bit I/O devices for access to memory above the 4 GB range, as claimed.

Applicants respectfully submit that one skilled in the art would not have a motivation for the modification of Jeddeloh in view of Alpert and Dickey due to the lack of any mention of the address translation provided by the GART table taught by Jeddeloh, the fact that the complex physical address size selection and page size selection process taught by Alpert is solely limited to the processor paging mechanism and that Dickey fails to teach expansion of the physical address range of 32-bit I/O devices for access to memory. Applicants respectfully submit that the combination of Jeddeloh in view of Alpert and Dickey, as well as the skill in the art, would not provide a suggestion or motivation for combining the reference teachings, as required to establish a *prima facie* case of obviousness.

Accordingly, Applicants respectfully submit that the Examiner fails to establish that it would be obvious to combine the missing elements provided by Alpert and Dickey with the teachings of Jeddeloh. Consequently, Applicants respectfully submit that Applicants' claimed invention could only be arrived at through inappropriate hindsight.

Moreover, Applicants respectfully submit that the modification of Jeddeloh in view of Alpert and Dickey would require a change to the principle of operation of Jeddeloh. As indicated by the Federal Circuit:

If the proposed modification or combination of the prior art would change the principle of operation of the prior art invention being modified, then the teachings of the references are not sufficient to render the claims *prima facie* obvious. In re Ratti, 270 F.2d 810, 123, U.S.P.Q. 349 (C.C.P.A. 1959).

Applicants respectfully submit that modification of the GART table and address translation mechanism, as taught by Alpert and Dickey, would require substantial modification to the north bridge of Jeddeloh to provide the various control registers, the three levels of tables for the small page size and extended physical address, the four field linear address and logic required to perform the extended addressing, as taught by Alpert. Furthermore, the off-chip controllers would require modification to populate the various control registers to direct the chipset to perform the extended address translation taught by Alpert. Accordingly, Applicants respectfully submit that the teachings of the combinations of Jeddeloh in view of Alpert and Dickey are not sufficient to render the claims *prima facie* obvious. *Id.*

Accordingly, Applicants respectfully submit that the combined teachings of Jeddeloh in view of Alpert would not have suggested the claimed invention to one of ordinary

skill in the art, as required to establish a *prima facie* case of obviousness. *Id.* Hence, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned.

2. Specific Limitations Not Described in the Prior Art

Independent Claim 8 recites the following claim feature, which is neither taught nor suggested by either Jeddeloh, Alpert or the references of record:

using a conversion table to translate a first address from a graphics controller to a second address to a memory; and
using the conversion table to translate a third address from a bus controller to a fourth address to the memory;
wherein the second address has a greater number of bits than the first address and the fourth address has a greater number of bits than the third address. (Emphasis added.)

3. Explanation Why Such Limitations Render the Claims Non-obvious Over the Prior Art

As described within the Background of Alpert:

microprocessors designed to use virtual memory effectively extend main memory space into secondary memory space. Typically, virtual memory microprocessors use a technique, such as paging or segmentation, or both, to simulate a larger memory. (col. 1, lines 25-30.)

Virtual memory as described by Alpert and known to those skilled in the art, provides a technique to effectively expand the capacity of main memory, or volatile memory, from the perspective of the application programs. Address translation to support virtual memory in computer systems is generally limited to a processor address translation and paging mechanism, since the processor is generally responsible for executing program instructions. Accordingly, when an application program is executing, the processor's paging mechanism automatically performs the address translation for address references issued by the executing application program instructions.

In operation, when a graphics application requires allocation of a portion of main memory for the graphics adapter's use, it issues a request to an operating system (OS) memory allocation routine, which assigns a portion of main memory, referred to as the "graphics aperture." Generally, the request for a large block of main memory results in the allocation of a series of non-contiguous pages to yield the requested block size, such that from the graphics

adapter's perspective, system memory is allocated as a continuous block according to the requested size.

Once the portion of main memory is allocated, the OS returns a 32-bit linear memory start address (above the top of memory) to the graphics application and sets up a series of page table entries, as well as translation lookaside buffers (TLB) that will translate addresses that fall within the graphics aperture to the appropriate pages of main memory. Unfortunately, this technique presumes that the memory accesses to the graphics aperture will come from application program instructions, such as a graphics application executing within the processor, which therefore implicitly takes advantage of the processor's paging mechanism.

However, when the graphics adapter attempts to access the graphics aperture, neither the graphics adapter nor the chipset between the graphics controller and main memory know where the processing page tables are in memory and therefore cannot take advantage of the processor's address translation mechanism. To solve this problem, software is used to build a graphics address relocation table (GART) in memory. As taught by Jeddeloh:

Graphics address relocation table (GART table) 202 is used to translate addresses from a reserved range of graphics addresses into addresses containing graphics data that are scattered throughout system memory. (col. 6, lines 17-21.)

In contrast to conventional GART usage, Jeddeloh teaches that:

. . . the present invention tests each destination address to see if it falls within the reserved range and if so performs the address translation. This differs from conventional systems in which GART tables are used to translate only destination addresses originating from an off-chip graphics controller. (col. 6, lines 41-46.) (Emphasis added.)

However, the address translation using the GART table 202 of Jeddeloh limits the graphics devices, as well as other components coupled to switch 124, to a 32-bit physical address range and therefore the components cannot directly address more than 4 GB of memory. Yet, the teachings of Jeddeloh are not concerned with being limited to directly addressing up to 4 GB of memory based on 32-bit wide conventional registers. The teachings of Jeddeloh are directed to improving high-bandwidth communication between the graphics controller and other system components, as illustrated in FIG. 2 of Jeddeloh, which are generally constrained by the

bandwidth of busses and/or data channels that couple these system components together. (See, col. 1, lines 57-61 of Jeddeloh.)

As a result, Jeddeloh teaches data paths connecting the graphics controller 140 and other devices to switch 124 that have considerably wider path widths than busses that typically couple system components together. These wide data path widths can be useful in transferring the high-bandwidth data received from clock interfaces on SyncLink or Rambus memory devices. (See, col. 6, lines 1-11.) Hence, Jeddeloh is completely absent of any teaching or suggestion regarding the limitation of such peripheral devices to a 32-bit physical address range.

Furthermore, the 32-bit physical address range is only a limitation for computer systems that provide a memory capacity that is greater than 4 GB of memory. As described by Alpert:

Although large by past standards, a 4 Gbyte limit on physical memory is becoming a limitation, particularly for very larger servers. (col. 3, lines 15-17.)

Applicants respectfully submit that modifying Jeddeloh in view of Alpert would result in a modification of the processor paging mechanism of the processors of the system taught by Jeddeloh, assuming the system of Jeddeloh was a server based system with a physical memory capacity exceeding 4 GB. Applicants' statement is based on the fact that Jeddeloh is devoid of any teachings as to how address translation is performed if an address falls within the reserved range of addresses. As indicated by Jeddeloh:

If the address falls within the reserved range of addresses, the data transfer is delayed (perhaps by a clock cycle) so that the address translation can take place. (col. 6, lines 54-57.)

Conversely, Alpert is directed to modification of the paging mechanism of a processor to enable selection of a physical address range size and page size selection, which requires use of processor control registers, three levels of tables and various configurations of a linear address to include a pointer field 46, directory field 44, page field 46 and offset field 48 to provide the physical address range size and page size, as shown in FIGS. 2, 8, 10 and the flowcharts in FIGS. 11 and 12 of Alpert.

Furthermore, the address translation as taught by Dickey is expressly limited to translating a processor view address which is greater than 32-bits into an I/O view address which

is, for example, equal to 32 bits. (*See* col. 5, lines 1-5.) Such translation is limited to inbound transactions issued from, for example, a processor to an I/O device. Such translation does not occur for outbound transactions from the I/O device to memory; hence, I/O device access to memory, as taught by Dickey, remains limited to the 4 GB limit imposed by the 32-bit bus and register widths of such I/O devices. In other words, the teachings of Dickey are expressly limited to preventing I/O fragmentation by assigning fixed addresses to I/O device and therefore are not concerned with expanding the physical address range available to I/O device for access to memory above the 4 GB range imposed by the 32-bit register and bus width.

Applicants respectfully submit that using the teachings of Alpert and Dickey with the teachings of Jeddeloh, as suggested by the Examiner, would result in the system as taught by Jeddeloh in which the processor paging mechanism is altered without any modification to the address translation using the GART table as well as expansion of the I/O address space to provide fixed address assignment to such I/O devices. As indicated above, the inability of off-chip devices to make use of the processor paging mechanism, and specifically, graphics controllers, led to the creation of the GART tables to perform such translation for graphics devices.

Therefore, since the teachings of Alpert are strictly limited to modification of the processor paging mechanism and the teaching of Dickey are expressly limited to expansion or an I/O address space to provide fixed I/O device address assign to prevent fragmentation or an or an I/O address space, Applicants respectfully submit that the combination of the teachings of Jeddeloh in view of Alpert and Dickey would be limited to the modification of the processor paging mechanism of processors 112, 114 and 116, as illustrated in FIG. 1 of Jeddeloh. However, the case law is clear in establishing that “to establish *prima facie* obviousness of a claimed invention, all the claim limitations must be taught or suggested by the prior art.” In re Royka, 490 F.2d 981, 180 U.S.P.Q. 580 (CCPA 1974).

Here, the combination or modification of Jeddeloh in view of Alpert and Dickey would fail to teach or suggest address translation from a graphics controller and a bus controller using the same conversion table where a number of bits of the translated address is greater than a number of bits of the initial address for access to memory, as recited by the claimed invention. Hence, the Examiner fails to establish a *prima facie* case of obviousness since the combination or

modification of Jeddeloh in view of Alpert and Dickey fails to teach all limitations of the claimed invention. Id.

Furthermore, for at least the reasons indicated above, the Examiner also fails to illustrate a motivation within either Jeddeloh, Alpert and Dickey or the skill in the art to modify Jeddeloh, as suggested by the Examiner in view of Alpert and Dickey. Accordingly, Applicants respectfully submit that the features of the claimed invention can only be arrived at through inappropriate hindsight.

Accordingly, Applicants respectfully submit that the combined teachings of Jeddeloh in view of Alpert and Dickey would not have suggested the claimed invention to one of ordinary skill in the art, as required to establish a *prima facie* case of obviousness. In re Rijckaert, supra. Hence, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned. Id. Accordingly, Applicants respectfully request that the §103(a) rejection of Claims 8-9 and 12-14 be overturned.

C. Rejection of Claims 15 and 17 as Obvious Over Jeddeloh in View of Alpert, Dickey and Dixit

1. Errors of Law and Fact in the Rejection

The Examiner has made the same errors as described previously with respect to the rejected Claims 8, 9 and 12-14. In addition, the Examiner has failed to show a teaching or suggestion to modify Jeddeloh in view of Alpert, Dickey and Dixit.

Hence, Applicants respectfully submit that the combined teachings of Jeddeloh in view of Alpert, Dickey and Dixit would not have suggested the claimed invention to one of ordinary skill in the art, as required by establish a *prima facie* case of obviousness. Id. Hence, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned. Id.

The Examiner rejected Claims 15 and 17 under 35 U.S.C. §103(a) as being unpatentable over Jeddeloh in view of Alpert, Dickey and Dixit. The Examiner recognizes the lack of any teaching or suggestion within Jeddeloh regarding the expansion of a translator physical address range. As a result, the Examiner cites Alpert. In addition, the Examiner recognizes the lack of any teaching or suggestion within Jeddeloh regarding the input and output registers, as recited by the claimed invention. As a result, the Examiner cites Dixit.

Furthermore, the Examiner recognizes the lack of any teaching within Alpert for expansion of the physical address range of 32-bit I/O devices for access memory. As a result, the Examiner cites Dickey.

Case law has established that obviousness cannot be established by combining the teachings of the prior art to produce the claimed invention absent the teaching or suggestion supporting such combination. ACS Hospital Sys., Inc. v. Montefiore Hospital, 732 F.2d. 1572, 1577, 221 U.S.P.Q. 929, 933 (Fed. Cir. 1984). Also, one cannot find obviousness through hindsight to construct a claimed invention from elements of the prior art. In re Warner, 379 F.2d 1011, 1016, 154 U.S.P.Q. 173, 177 (C.C.P.A. 1967).

According to the Examiner, Alpert teaches a concept of using a conversion table (page table) to translate an initial address to a translated address wherein the translated address has a greater number of bits than the initial address. However even if Alpert discloses using a conversion table (page table) to translate an initial address to a translated address wherein the translated address has a greater number of bits than the initial address, the Examiner fails to establish that it would be obvious to combine the missing elements provided by Alpert with the teachings of Jeddeloh.

Here, Dixit is similar to Alpert and provides a modification to the processor paging mechanism, wherein the translation lookaside buffers (TLBs) have at least two page frame numbers (PFN) associated with each tag (virtual page number). Analogous to Alpert, the teachings of Dixit are strictly limited to modifications to the processor paging mechanism, which as clearly indicated by Dixit, relies on such mechanisms, such as the translation lookaside buffer, which is at least partially stored in the microprocessor chip itself in the form of cache memory and, generally not available to off-chip devices. (See, col. 1, lines 28-31.) Furthermore, Dickey is expressly limited to expansion of an I/O address range to assign fixed I/O devices address to prevent fragmentation of the I/O address space. (See col. 6, lines 16-23.)

Applicants respectfully submit that the failure of both Alpert and Dixit to teach anything other than modification of a processor paging and translation mechanism and that Dickey is directed to preventing I/O address space fragmentation prohibits the Examiner from establishing a teaching or suggestion to support the combination of Jeddeloh in view of Alpert, Dickey and Dixit to produce the claimed invention. Accordingly, Applicants respectfully submit that Applicants' claimed invention could only be arrived at through inappropriate hindsight.

Hence, Applicants respectfully submit that the Examiner fails to establish that it would be obvious to combine the missing elements provided by Alpert, Dickey and Dixit with the teachings of Jeddeloh. Id.

Therefore, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned.

2. Specific Limitations Not Described in the Prior Art

Independent Claim 15 recites the following claim feature, which is neither taught nor suggested by either Jeddeloh, Alpert, Dixit or the references of record

wherein the control logic is to compare a first portion of an initial address from a bus controller in the input register with entries in the translation lookaside buffer; and if a matching entry is found, to combine a first value associated with the matching entry with a second portion of the initial address to form a first translated address having a greater number of bits than the initial address and hold the first translated address in the output register;

wherein the control logic is further to access a table in memory if the matching entry is not found, find a second value in the table associated with the first portion, combine the second value with the second portion to form a second translated address having a greater number of bits than the initial address, and hold the second translated address in the output register. (Emphasis added.)

3. Explanation Why Such Limitations Render the Claims Non-obvious Over the Prior Art

The case law is quite clear in establishing that the combination of references cited by an Examiner must teach each and every feature of the claimed invention to sustain a *prima facie* case of obviousness. In re Royka, 490 F.2d 981, 180 U.S.P.Q. 580 (CCPA 1974). Here, the Examiner recognizes Jeddeloh's failure to teach expansion of the physical address range for access to memory. In addition, the Examiner recognizes the lack of any teaching or suggestion within Jeddeloh regarding the input and output registers, as recited by the claimed invention. As a result, the Examiner cites Dixit.

In contrast to modification of a processor paging mechanism (Dixit) or modification of a translator physical address range (Alpert), the teachings of Jeddeloh are specifically limited to avoiding the bandwidth constraints imposed on data transfers between processors and graphics controllers due to busses and/or data channels that couple these

components together. (See, col., lines 57-61.) Accordingly, the Examiner cites Alpert to teach expansion of a physical address range.

However, as indicated above, the claimed invention recites expansion of the physical range for translation of a physical address received from a bus controller for access to memory. Conversely, as indicated above, the teachings of Alpert and Dixit are strictly limited to the processor paging mechanism. As repeatedly described above, system architecture design provides a paging and translation mechanism within the processor since the processor is responsible for executing programmed instructions and performing address translation using the processor's paging mechanism for issued address references from executing instructions.

Moreover, the Examiner recognizes the lack of any teaching or suggestion within Alpert for expansion of the physical address range of 32-bit I/O devices for access to memory. As a result the Examiner cites Dickey. However, for the reasons indicated above, the teachings of Dickey are expressly limited to expansion of an I/O address space to enable fixed address assignment to I/O devices. The expanded I/O address space and fixed address assignment enable convenient on-line replacement of various I/O devices having different memory capacity requirements without causing an I/O address space problem associated with fragmentation of I/O memory space in the system memory. (See col. 6, lines 16-23.) Hence, in contrast to the Examiner's contention, Dickey fails to teach or suggest expansion of the physical address range available to 32-bit I/O devices for access to memory as recited by the claimed invention.

Furthermore, Applicants respectfully submit that the combination of Jeddeloh in view of Alpert, Dickey and Dixit, fail to teach the control logic to access a table in memory if the matching entry is not found to form the second translated address having a greater number of bits than the initial address. As described within Jeddeloh:

If an address does not fall within the reserved range of addresses, the data transfer is allowed to proceed. On the other hand, if the address falls within the reserved range of addresses, the data transfer is delayed (perhaps by a clock cycle) so that the translation can take place. (col. 6, lines 40-41.) (Emphasis added.)

Conversely, the features of the claimed invention do not limit the address translation of an address received from a bus controller to a reserved range of addresses. As recited by the claimed invention, if a matching entry is not found for any address received from a bus controller, a table in memory is used to find a second value to form the second translated

address. Hence, the Examiner fails to establish obviousness since the combination or modification of Jeddeloh in view of Alpert, Dickey and Dixit fails to teach all limitations of the claimed invention. Id.

Furthermore, for at least the reasons indicated above, the Examiner also fails to illustrate a motivation within either Jeddeloh, Alpert, Dickey, Dixit or the skill in the art to modify Jeddeloh, as suggested by the Examiner in view of Alpert and further in view of Dixit. Accordingly, Applicants respectfully submit that the features of the claimed invention can only be arrived at through inappropriate hindsight.

Accordingly, Applicants respectfully submit that the combined teachings of Jeddeloh in view of Alpert, Dickey and Dixit would not have suggested the claimed invention to one of ordinary skill in the art, as required to establish a *prima facie* case of obviousness. In re Rijckaert, *supra*. Hence, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned. Id. Accordingly, Applicants respectfully request that the §103(a) rejection of Claims 15 and 17 be overturned.

D. Rejection of Claims 19-21 as Obvious Over Jeddeloh in View of Alpert, Dickey and Dixit

1. Errors of Law and Fact in the Rejection

The Examiner has made the same errors as described previously with respect to the rejected Claims 8, 9, 12-15 and 17. In addition, the Examiner has failed to show a teaching or suggestion to modify Jeddeloh in view of Alpert, Dickey and Dixit.

Applicants respectfully submit that the combined teachings of Jeddeloh in view of Alpert and Dickey would not have suggested the claimed invention to one of ordinary skill in the art, as required by establish a *prima facie* case of obviousness. Id. Hence, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned. Id.

The Examiner rejected Claims 19-21 under 35 U.S.C. §103(a) as being unpatentable over Jeddeloh in view of Alpert, Dickey and Dixit. The Examiner recognizes the lack of any teaching or suggestion within Jeddeloh regarding the expansion of a translator physical address range. As a result, the Examiner cites Alpert. In addition, the Examiner recognizes the lack of any teaching or suggestion within Jeddeloh regarding the input and output registers, as recited by the claimed invention. As a result, the Examiner cites Dixit. Also, the

Examiner recognizes the failure of Alpert to teach expansion of the physical address range of 32-bit I/O devices for access memory. As a result, the Examiner cites Dickey.

Case law has established that obviousness cannot be established by combining the teachings of the prior art to produce the claimed invention absent the teaching or suggestion supporting such combination. ACS Hospital Sys., Inc. v. Montefiore Hospital, 732 F.2d. 1572, 1577, 221 U.S.P.Q. 929, 933 (Fed. Cir. 1984). Also, one cannot find obviousness through hindsight to construct a claimed invention from elements of the prior art. In re Warner, 379 F.2d 1011, 1016, 154 U.S.P.Q. 173, 177 (C.C.P.A. 1967).

Here, the Examiner cites Alpert, which according to the Examiner, teaches using a conversion table (page table) to translate an initial address to a translated address wherein the translated address has a greater number of bits than the initial address. However even if Alpert discloses physical address range expansion, the Examiner fails to establish that it would be obvious to combine the missing elements provided by Alpert with the teachings of Jeddeloh.

Dixit is similar to Alpert and provides a modification to the processor paging mechanism, wherein the translation lookaside buffers (TLBs) have at least two page frame numbers (PFN) associated with each tag (virtual page number). Hence, like or similar to Alpert, the teachings of Dixit are strictly limited to modifications to the processor paging mechanism, which as clearly indicated by Dixit, relies on such mechanisms, such as the translation lookaside buffer, which is at least partially stored in the microprocessor chip itself in the form of cache memory and, generally not available to off-chip devices.

Furthermore, the Examiner recognizes the failure of Alpert and Dixit to teach the expansion of the physical address range available to 32-bit I/O devices for access to memory above the 4 GB limit. According to the Examiner, this feature is taught by Dickey. However, for at least the reasons indicated above, the teachings of Dickey are expressly limited to expansion of an I/O address range to enable fixed address assignment to I/O devices. This fixed address assignment enables replacement of various I/O devices having different memory capacity requirements without causing an I/O out-of-address space problem associated with the fragmentation of I/O memory space in the system memory. (See col. 6, lines 16-23). Hence, Dickey fails to teach an expansion of the physical address range available to 32-bit I/O devices for access to memory, since translation within Dickey is expressly limited to host I/O bridges

translate the (n+1)-bit processor view I/O address to a 32-bit space I/O device view I/O address. (See col. 5, lines 1-5.)

Accordingly, Applicants respectfully submit that the Examiner fails to establish that it would be obvious to combine the missing elements provided by Alpert, Dickey and Dixit with the teachings of Jeddeloh. Accordingly, Applicants respectfully submit that Applicants' claimed invention could only be arrived at through inappropriate hindsight. Id. Consequently, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned. Id.

2. Specific Limitations Not Described in the Prior Art

Independent Claim 19 recites the following claim feature, which is neither taught nor suggested by either Jeddeloh, Alpert, Dickey, Dixit or the references of record:

a processor;
a memory;
a graphics controller;
a bus controller;
an input-output controller coupled to the processor,
memory, graphics controller and bus controller, the input-output
controller including:
a translation lookaside buffer coupled to an input register
and an output register;
control logic coupled to the translation lookaside buffer, the
input register, and the output register;
wherein the control logic is to compare a first portion of a
first initial address from the bus controller in the input register with
entries in the translation lookaside buffer; and if a first matching
entry is found, to combine a first value associated with the first
matching entry with a second portion of the first initial address to
form a first translated address having more bits than the first initial
address and hold the first translated address in the output register.
(Emphasis added.)

3. Explanation Why Such Limitations Render the Claims Non-obvious Over the Prior Art

The Examiner fails to illustrate that the combination or modification of Jeddeloh in view of Alpert and further in view of Dixit teaches or suggests each of the recited features of the claimed invention. However, the case law is clear in establishing that “to establish *prima facie* obviousness of a claimed invention, all the claim limitations must be taught or suggested by the prior art.” In re Royka, 490 F.2d 981, 180 U.S.P.Q. 580 (CCPA 1974).

Here, the claimed invention recites an input-output (I/O) controller coupled to the processor, memory, graphics controller and bus controller. Conversely, Jeddeloh:

North bridge 102 additionally includes graphics controller 140 which contains special purpose circuitry for performing graphics computations. This allows graphics computations to be off-loaded from processors 112, 114 and 116. For example, in one embodiment of the present invention, graphics controller 140 includes circuitry to perform graphics computations for representing two-dimensional and three-dimensional objects. Note that graphics controller 140 is coupled directly to switch 124 and does not pass through any intervening interface or bus that introduce bandwidth limitations. (col. 3, lines 57-67.) (Emphasis added)

Based on the cited passage above, Jeddeloh clearly requires a graphics controller embedded in a core logic unit, or north bridge, as illustrated with reference to FIGS. 1 and 2 of Jeddeloh. Applicants respectfully submit that this north bridge is analogous to the I/O controller recited by Claim 19. However, the I/O controller, as recited by Claim 19, does not include an embedded graphics controller 140, as taught by Jeddeloh. Applicants respectfully submit that Jeddeloh teaches away from a graphics controller coupled to north bridge 102, since such a modification would prohibit direct coupling between the graphics controller 140 and switch 124, as explicitly required by Jeddeloh.

As such, modification of Jeddeloh to include an intervening interface or a bus between graphics controller 140 and switch 124 could introduce bandwidth limitations, which would prohibit the stated goal of Jeddeloh of providing high-bandwidth communications between the graphics controllers and other computer system components, such as the processor and system memory. (*See*, col. 2, lines 19-21.) Yet, the case law clearly established that “it is improper to combine references where the references teach away from their combination. In re Grasselli, 713 F.2d 731, 743, 218 U.S.P.Q. 769, 779 (Fed. Cir. 1983). Accordingly, Applicants respectfully submit that the Examiner is prohibited from combining Jeddeloh in view of Alpert, Dickey and Dixit since Jeddeloh teaches away from a graphics controller coupled to an I/O controller, as recited by Claim 19. Id.

In fact, Applicants submit that modification of Jeddeloh to teach an I/O controller, or north bridge, coupled to a graphics controller would run contrary to the explicit teachings of Jeddeloh. One of ordinary skill in the art would not be motivated to modify Jeddeloh in a

manner specifically contrary to Jeddeloh's own teachings. Accordingly, Applicants' claimed invention could only be arrived at through inappropriate hindsight.

Accordingly, Applicants respectfully submit that the combined teaches of Jeddeloh in view of Alpert, Dickey would not have suggested the claimed invention to one of ordinary skill in the art, as required to establish a *prima facie* case of obviousness. In re Rijckaert, *supra*. Hence, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned. *Id.* Therefore, a *prima facie* case of obviousness of the claims is not established and the rejection of Claims 19-21 should be overturned.

E. Rejection of Claims 30-31 as Obvious Over Jeddeloh in View of Alpert and Dickey

The Examiner rejected Claims 30-31 under 35 U.S.C. §103(a) as being unpatentable over Jeddeloh in view of Alpert.

1. Errors of Law and Fact in the Rejection

The Examiner has made the same errors as described previously with respect to the rejected Claims 6-9 and 12-14. In addition, the Examiner has failed to show a teaching or suggestion to modify Jeddeloh in view of Alpert and Dickey. Applicants respectfully submit that Applicants' claimed invention could only be arrived at through inappropriate hindsight. Hence, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned.

Furthermore, according to the Examiner, Jeddeloh inherently teaches a translation control circuit coupled to the address translator to program the entries in the address translator, as recited by the claimed invention. According to the Examiner:

The address translator comprises interfaces and a table, wherein neither of these elements have logic to control the operation of the address translator and thus it is evident that logic is coupled to the address translator for controlling its operations such as storing, programming addresses/entries in the table. (*See*, ¶1, pg. 5 of the Final Office Action mailed July 14, 2004.)

Applicants respectfully submit that the Examiner cannot establish a *prima facie* case of obviousness since the passage above fails to provide a basis in fact under technical

reasoning to reasonably support the determination that the alleged inherent characteristic necessarily flows from the teachings of the prior art. *Ex Parte Levy*, 17 U.S.P.Q. 2d 1461, 1464 (Bd. Pat. App. and Intr. 1990).

The Federal Circuit Court of Appeals of *In Re Rijckaert*, 9, F.3d 1531 (Fed. Cir. 1993) held that:

[T]he fact that a certain result or characteristic may occur or be present in the prior art is not efficient to establish the inherency of that result or characteristic. (9 F.3d at 1534, 28 U.S.P.Q. 2d at 1955, 1957.)

Here, the claimed invention recites a control circuit to populate the address translator. Applicants respectfully submit that the Examiner has inappropriately relied on the inherency of a control circuit within Jeddeloh in spite of the failure to teach or suggest such a control circuit or any sort of logic for generating the GART table, initially creating the GART table or performing address translation using the GART table. Applicants respectfully submit that such failure is based on the fact that the teachings of Jeddeloh are not directed to the GART table and are, in fact, directed to enabling high-bandwidth communication between the various devices coupled to switch 124 within north bridge 102, as taught by Jeddeloh.

Accordingly, Applicants respectfully submit that the Examiner has failed to establish the inherency of the translation control circuit, as recited by the claimed invention, within the combination of Jeddeloh in view of Alpert and Dickey. Hence, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned.

2. Specific Limitations Not Described in the Prior Art

Independent Claim 30 recites the following claim feature, which is neither taught nor suggested by either Jeddeloh, Alpert or the references of record:

a translation control circuit coupled to the address translator
to program the entries in the address translator;

wherein the address translator is to translate an address on the third interface into a first address on the first interface having a greater number of bits than the address on the third interface.
(Emphasis added.)

3. Explanation Why Such Limitations Render the Claims Non-obvious Over the Prior Art

The case law is clear in establishing that to establish a *prima facie* case of obviousness of the claimed invention, all claim limitations must be taught or suggested by the prior art. In re Royka, 490 F.2d 981, 180 U.S.P.Q. 580 (CCPA 1974).

Here, Alpert is directed to modification of the paging mechanism of a processor to enable selection of a physical address range size and page size selection, which requires use of processor control registers, three levels of tables and various configurations of a linear address to include a pointer field 46, directory field 44, page field 46 and offset field 48 to provide the physical address range size and page size, as shown in FIGS. 2, 8, 10 and the flowcharts in FIGS. 11 and 12 of Alpert.

Furthermore, contrary to the Examiner's contention, the teachings of Dickey are not directed to expansion of the physical address range available to 32-bit I/O devices for access to memory. The teachings of Dickey are expressly limited to expansion of an I/O address space to enable fixed address assignment to I/O devices to enable replacement or hot-plug of I/O devices without fragmentation of the I/O address space. (See col. 6, lines 16-23.)

Hence, Applicants respectfully submit that using the teachings of Alpert with the teachings of Jeddeloh, as suggested by the Examiner, would result in the system as taught by Jeddeloh, in which the processor paging mechanism is altered without any modification to the address translation using the GART table while providing an expanded I/O address space for fixed I/O address assignment, assuming the system of Jeddeloh was a server based system with a physical memory capacity exceeding 4 GB. As indicated above, the inability of off-chip devices to make use of a processor's paging mechanism, and specifically, the graphics controllers, is the reason for the creation of the GART table to perform such translation for graphics devices.

Therefore, the teachings of Alpert are strictly limited to the modification of the processor paging mechanism. Also, Dickey fails to teach expansion of the physical address range of 32-bit I/O devices for access memory. Consequently, Applicants respectfully submit that the combination of the teachings of Jeddeloh in view of Alpert and Dickey would be limited to the modification of the processor paging mechanism of processors 112, 114 and 116, as illustrated in FIG. 1 of Jeddeloh while providing an expanded I/O address space for fixed I/O address assignment. The case law is clear in establishing that to establish a *prima facie* case of

obviousness of the claimed invention, all claim limitations must be taught or suggested by the prior art. In re Royka, 490 F.2d 981, 180 U.S.P.Q. 580 (CCPA 1974).

Accordingly, the combination or modification of Jeddeloh in view of Alpert and Dickey would fail to teach or suggest address translation from a graphics controller and a bus controller using the same conversion table where a number of bits of the translated address is greater than a number of bits of the initial address, as recited by the claimed invention. Hence, the Examiner fails to establish a *prima facie* case of obviousness since the combination or modification of Jeddeloh in view of Alpert fails to teach all limitations of the claimed invention. Id.

Furthermore, Applicants respectfully submit that the Examiner cannot provide a basis in fact under technical reasoning to support the inherency of a translation control circuit coupled to the address translator to program entries in the address translator, as recited by the claimed invention. Applicants respectfully submit that the complete absence of any description of the address translation mechanism within Jeddeloh supports this conclusion. Furthermore, Applicants respectfully submit that as known to those skilled in the art, GART tables are conventionally formed using software.

Hence, Applicants respectfully submit that the Examiner is prohibited from relying on the inherent disclosure of a translation control circuit coupled to the address controller to program entries in the address translator, as recited by the claimed invention, because the Examiner has not complied with the requirements of rejections based on inherency. (*See*, M.P.E.P. §2112.)

Accordingly, Applicants respectfully submit that the combined teachings of Jeddeloh in view of Alpert, Dickey would not have suggested the claimed invention to one of ordinary skill in the art, as required to establish a *prima facie* case of obviousness. In re Rijckaert, *supra*. Hence, a *prima facie* case of obviousness has not been established and the rejection is erroneous and should be overturned. Id. Therefore, the rejection of claims 30-31 should be overturned.


VIII. CONCLUSION AND RELIEF

Based on the foregoing, Applicants request that the Board overturn the rejection of all pending claims and hold that all of the claims of the present application are allowable.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR, & ZAFMAN LLP

Dated: 6/17/05

By: 
Joseph Lutz, Reg. No. 43,765

12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025
(310) 207-3800

CERTIFICATE OF MAILING:

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail, with sufficient postage, in an envelope addressed to: Mail Stop Appeal Brief - Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Nedy Calderon
Nedy Calderon

6/17/05
Dated

IX. APPENDIX

The claims involved in this Appeal are as follows:

1-7 (Cancelled)

8. (Previously Presented) A method, comprising:

using a conversion table to translate a first address from a graphics controller to a second address to a memory; and

using the conversion table to translate a third address from a bus controller to a fourth address to the memory;

wherein the second address has a greater number of bits than the first address and the fourth address has a greater number of bits than the third address.

9. (Previously Presented) The method of claim 8, wherein said using the conversion table to translate the third address includes using a translation lookaside buffer.

10-11 (Cancelled)

12. (Previously Presented) The method of claim 8, wherein said using the conversion table to translate the third address includes:

comparing a first portion of the third address with entries in a first table;

if the first portion matches a particular one of the entries in the first table, combining a value associated with the particular one with a second portion of the third address to form the fourth address.

13. (Previously Presented) The method of claim 12, further comprising:

if the first portion does not match any of the entries in the first table, referring to a second table to translate the third address.

14. (Previously Presented) The method of claim 13, wherein:
said comparing includes comparing the first portion of the third address with entries in the first table in an input-output controller; and
said referring to the second table includes referring to the second table in main memory.

15. (Previously Presented) An apparatus, comprising:
a translation lookaside buffer coupled to an input register and an output register;
control logic coupled to the translation lookaside buffer, the input register, and the output register; wherein the control logic is to compare a first portion of an initial address from a bus controller in the input register with entries in the translation lookaside buffer; and if a matching entry is found, to combine a first value associated with the matching entry with a second portion of the initial address to form a first translated address having a greater number of bits than the initial address and hold the first translated address in the output register;
wherein the control logic is further to access a table in memory if the matching entry is not found, find a second value in the table associated with the first portion, combine the second value with the second portion to form a second translated address having a greater number of bits than the initial address, and hold the second translated address in the output register.

16. (Cancelled)

17. (Previously Presented) The apparatus of claim 15, wherein:
the control logic includes logic for first and second control flows;
the second control flow is to translate an initial graphics controller address and does not access the second table; and
the first control flow is to translate an initial bus controller address and access the second table.

18. (Cancelled)

19. (Previously Presented) A system, including:

- a processor;
- a memory;
- a graphics controller;
- a bus controller;
- an input-output controller coupled to the processor, memory, graphics controller and bus controller, the input-output controller including:

- a translation lookaside buffer coupled to an input register and an output register;
 - control logic coupled to the translation lookaside buffer, the input register, and the output register;

- wherein the control logic is to compare a first portion of a first initial address from the bus controller in the input register with entries in the translation lookaside buffer; and if a first matching entry is found, to combine a first value associated with the first matching entry with a second portion of the first initial address to form a first translated address having more bits than the first initial address and hold the first translated address in the output register;

- wherein the control logic is further to compare a first portion of a second initial address from the graphics controller in the input register with the entries in the translation lookaside buffer; and if a second matching entry is found, to combine a second value associated with the second matching entry with a second portion of the second initial address to form a second translated address having more bits than the second initial address and hold the second translated address in the output register.

20. (Previously Presented) The system of claim 19, wherein the control logic is further to:

- access a table in memory if the first matching entry is not found;
- find a third value in the table associated with the first portion of the first initial address;
- combine the third value with the second portion of the first initial address to form a third translated address; and
- hold the third translated address in the output register.

21. (Previously Presented) The system of claim 20, wherein:
the control logic includes logic for first and second control flows;

the second control flow is to translate an initial graphics controller address and does not access the table; and

the first control flow is to translate an initial bus controller address and access the table.

22-29. (Cancelled)

30. (Previously Presented) An apparatus comprising:

an address translator having a first interface to couple to a memory controller, a second interface to couple to a graphics controller, a third interface to couple to a bus controller, and a table of entries, each entry having a first portion and a second portion;

a translation control circuit coupled to the address translator to program the entries in the address translator;


wherein the address translator is to translate an address on the third interface into a first address on the first interface having a greater number of bits than the address on the third interface.

31. (Previously Presented) The apparatus of claim 30, wherein:

the address translator is further to translate an address on the second interface into a second address on the first interface having a greater number of bits than the address on the second interface.

32. (Previously Presented) The apparatus of claim 30, wherein:

the address translator comprises a graphics translation lookaside buffer.



TRANSMITTAL FORM (to be used for all correspondence after initial filing)		Application No.	09/667,050
		Filing Date	September 21, 2000
		First Named Inventor	Zohar Bogin
		Art Unit	2187
		Examiner Name	Kimberly N. McLean-Mayo
Total Number of Pages in This Submission	43	Attorney Docket Number	42390P9415

ENCLOSURES (check all that apply)		
<input checked="" type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input type="checkbox"/> Amendment / Response <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement <input type="checkbox"/> PTO/SB/08 <input type="checkbox"/> Certified Copy of Priority Document(s) <input type="checkbox"/> Response to Missing Parts/Incomplete Application <input type="checkbox"/> Basic Filing Fee <input type="checkbox"/> Declaration/POA <input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s)	<input type="checkbox"/> After Allowance Communication to Group <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input checked="" type="checkbox"/> Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input checked="" type="checkbox"/> Other Enclosure(s) (please identify below): <div style="border: 1px solid black; padding: 5px; margin-top: 10px;">Return receipt postcard Supplemental Appeal Brief</div>
Remarks		

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT	
Firm or Individual name	Joseph Lutz, Reg. No. 43,765 BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
Signature	
Date	June 17, 2005

CERTIFICATE OF MAILING/TRANSMISSION			
I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Mail Stop Appeal Brief-Patents, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.			
Typed or printed name	Nedy Calderon		
Signature		Date	6/17/05

